ECE 587 – Hardware/Software Co-Design Lecture 17 Hardware Synthesis III

Professor Jia Wang Department of Electrical and Computer Engineering Illinois Institute of Technology

March 12, 2025

- This lecture: 6
- After Spring Break (3/24, 3/26): Neural Networks and Hardware Accelerators

Outline

Register Merging

Chaining and Multi-Cycling

Pipelining

- Organize registers with non-overlapping access times into register files
- Register input and output ports are shared to reduce the number of connections.
- Register-to-register delay may increase due to the overhead of decoding the addresses.

Register Access Table and Compatibility Graph



5/23

Updated Datapath with Register File



FIGURE 6.20 Datapath schematic after register merging

(Gajski et al.)

6/23

Register Merging

Chaining and Multi-Cycling

Pipelining

How to choose a clock period?

- Smaller clock period
 - Most operations may take multiple cycles to complete.
 - The overall computation takes more cycle to finish.
 - Overhead associated with more states: execution time and power consumption
- Larger clock period
 - Many operations may only need part of the clock cycle to complete, wasting the remaining slacks
 - The overall execution time could be longer.
- Issues addressed by chaining and multi-cycling

Chaining and Multi-Cycling

Chaining

- Allow the result of an operation to be used immediately within the cycle by another operation
- Compose more complex combinational operations from simpler ones
- Fully utilize the whole clock period
- Multi-cycling
 - Support operations requiring multiple cycles to finish
 - Otherwise we have to set the clock period to the longest completion time among all operations and thus may waste a lot of slacks
- Recall our simplified HLS flow supports multi-cycling but not chaining.
- These two optimizations may change the schedule and thus may need expensive verifications.

FSMD Model w/o and w/ Chaining



10/23

Updated Datapath with Chaining



Out

FIGURE 6.22 Datapath with chained functional units

(Gajski et al.)

FSMD Model w/o and w/ Multi-Cycling





12/23

(b) FSMD model for functional unit multi-cycling

```
(Gajski et al.)
```

Updated Datapath with Multi-Cycling



FIGURE 6.23 SRA datapath with chained and multi-cycle functional units (Gajski et al.)

Register Merging

Chaining and Multi-Cycling

Pipelining

Pipelining

- If an operation takes more than 1 cycle to finish, part of the functional unit could be idling for at least one clock cycle.
 - Waste of resource!
- Pipelining
 - Introduce additional flip-flops/latches into the functional units so the idling parts can be reused for other operations.
 - As if there are additional functional units
 - You may also pipeline a unit for a higher frequency
- Cost of pipelining
 - Additional internal sequential elements
 - A small overhead to clock period
- Complications
 - Pipelining changes cycle-to-cycle behavior of the design.
 - It is generally not possible to pipeline a RTL design so we prefer to apply it in HLS.

Functional Unit Pipelining



A unit can be pipelined into multiple stages

Assume the number of stages is the number clock cycles

- One set of new operands can be introduced per each clock cycle.
 - As usual, they should persist throughout that clock cycle.
 - Unlike multi-cycling, it is not necessary to maintain the inputs throughout the whole computation.
- The output will be ready after designated number of cycles.
 - Following the same order you send in the operands
 - The same as multi-cycling

Scheduling Details

$\begin{array}{c} 51 \\ t1 = a \end{array}$														
52		S0	S1	S2	NO	S3	S4	S5	NO	S 6	NO	S7	NO	S8
t2 = b	Read R1	_	а			t1	t1	х				Х		t7
3	Read R2			b		t2	t2	t3		t5		t6		
$= \max(t1, t2)$	Read R3									t4				
$= \max(t_1, t_2) >> 3$	ALU stage 1		a	b		max	min	-		+		max		
•	ALU stage 2						max	min	-		+		max	
t4 = min(t1 , t2)>>1	Shifters						>>3	>>1						
	Write R1	a		t1			Х						t7	
t5 = x - t3	Write R2	b			t2		t3		t5		Т6			
	Write R3							t4						
t6 = t4 + t5	Write Out													t7
t7 = max (t6 , x)					(c)	Tin	ning	diag	ram					

FIGURE 6.24 Functional unit pipelining

(Gajski et al.)

 Performance can be improved by bypassing certain pipeline stages.

e.g. the second stage of ALU for absolute value computation

Datapath Pipelining



Scheduling Details



- Performance can be improved by forwarding outputs not yet stored to registers.
 - e.g. forward ALUout to ALUIn(L) and ALUIn(R)

Control and Datapath Pipelining



- Registers at input/output (SR/CWR) to simplify timing, especially when interconnect delay matters
- Internal register (PC) to mitigate memory access delays for programmable hardware.

Scheduling Details

Clock cycle #	0	1	2	3	4	5	6	7	8	9	10
Read PC	10	11	12	13	14	15	16	17	<mark>18</mark>	19	20
Read CWR		S1	NO	NO	NO	S2	NO	NO	S3		
Read RF(L)		а				С			X		
Read RF(R)		b				d			1		
Write ALUIn(L)		а				с			x		
Write ALUIn(R)		b				d			1		
Write ALUOut							c+d			x-1	
Write RF								х			У
Write SR			a>b								
Write PC	11	12	13	14/16	15	16	17	18	19	20	

(c) Timing diagram

FIGURE 6.26 Control and datapath pipelining

(Gajski et al.)

- Registers can be merged into register files to save ports and thus connections.
- Chaining and multi-cycling help to make full use of the clock period.
- Pipelining helps to reuse idling hardware components.